当前位置:首页  教学科研

信息与通信工程专家论坛【Designing a low-complexity MIMO detector: from information theory to hardware realization】​

时间:2018-10-11浏览:13设置

时间:2018年10月15日(周一)下午14:30

地点:仓山校区光电学院四层学术报告厅

主讲:美国佐治亚理工学院 马晓莉教授、IEEE Fellow

主办:光电与信息工程学院、福建省光电传感应用工程技术研究中心、医学光电科学与技术教育部重点实验室、福建省光子技术重点实验室

专家简介:Xiaoli Ma, IEEE Fellow, received the B.S. degree in automatic control from Tsinghua University, Beijing, China, in 1998, the M.S. degree in electrical engineering from the University of Virginia, Charlottesville, VA, USA, in 2000, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2003. Since 2006, she has been with the School of Electrical and Computer Engineering, Georgia Tech., Atlanta, GA, USA, where she is currently a Professor.Her research interests include wireless networking and communications, including network performance analysis, transceiver designs for wireless time- and frequency-selective channels, channel estimation and equalization algorithms, carrier frequency synchronization for OFDM systems, performance analysis, and cooperative designs for wireless networks. Dr. Ma served as a Senior Area Editor for the IEEE SIGNAL PROCESSING LETTERS (2014-2017) and Elsevier Digital Signal Processing (2012 - 2017), and has been an Associate Editor for the IEEE SIGNAL PROCESSING LETTERS (2007–2009) and the IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS (2008–2013). She was awarded the Lockheed Martin Aeronautics Company Dean’s Award for Teaching Excellence by the College of Engineering in 2009, and Outstanding Junior Faculty Award by the School of Electrical and Computer Engineering in 2010, at Georgia Tech.

报告摘要:MIMO technology has been widely adopted in wireless communications. In the literature, there are many proposed detectors for MIMO transmissions. However, the reality is what we know is not what we used. In this talk, we start with analyzing the performance of linear detectors. The fundamental component leads us to design a low-complexity MIMO detector which achieves near ML performance. We further implement it on FPGA and also validate it through over-the-air demo.


返回原图
/